👁️ 158 views
University of Barishal Logo

University of Barishal

Department of Computer Science and Engineering

1st Mid Exam

Course Title: Computer Architecture and Organization (CSE-2203)

Semester: 4th | Session: 21-22

Time: 50 minutes | Marks: 35.00

Course Teacher: Dr. Md Manjur Ahmed

Exam Date: March 12, 2025

1.


1) Assuming that ENIAC had the capability to have multiple vacuum tubes in the ON and OFF state simultaneously, why is this representation "wasteful" and what range of integer values could we represent using the 20 vacuum tubes?

Please SUBSCRIBE to view full question

Topics: N/A Solution is Coming!
5 Marks
2) Consider a two-level cache with access time 5 nsec and 80 nsec respectively. If the hit ratio is 95% and 75% respectively in the two caches and main memory access time is 250 nsec. What is the effective access time?

Please SUBSCRIBE to view full question

Topics: N/A Solution is Coming!
10 Marks
3) Suppose three interrupt handlers A, B and C (having priority level A>B>C) with Interrupt Service Routine (ISR) 10, 30 and 20 respectively. Graphically show the transfer of control for interrupt sequence of C, A and B at time t=10, 25 and 45 respectively.

Please SUBSCRIBE to view full question

Topics: N/A Solution is Coming!
10 Marks
4) Regarding Address Bus, Bus width determines maximum memory capacity of system. For example, 8080 has 16 bit address bus. Then how much memory space it will provide ?

Please SUBSCRIBE to view full question

Topics: N/A Solution is Coming!
5 Marks
5) Describe the bottleneck for Cache Design.

Please SUBSCRIBE to view full question

Topics: N/A Solution is Coming!
5 Marks

... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ...

Contributors of this Question:

Role Name Date
Prepared By (Teacher): Dr. Md Manjur Ahmed March 12, 2025
Uploaded By: Md Abdur Rahaman March 12, 2025, 5 p.m.
Converted By (Img/PDF to Text): Baishakhi Bir Nov. 19, 2025, 10:14 p.m.
Reviewed By: Obaydul Hasan Nayeem Nov. 19, 2025, 11:09 p.m.