
DEPARTMENT OF COMPUTER SCIENCE & ENGINEERING UNIVERSITY OF BARISHAL



2nd Year, 2nd Semester, Session: 2021-22

Time: 3 hours

,l.

Marks: 60

STORY.

4

Answer any Five (5) Questions from the followings.

a) Constructing a computer that utilizes only static RAM is technically feasible.

Such a system would offer exceptional speed and eliminate the need for cache

memory. An assessment of its cost implications is required. 2 b) Analyze the structure of the "Control Unit". Differentiate the terms architecture and organization in terms of computer. 2 Figure 1 illustrates a partial program execution, showing the relevant portions of c) memory and CPU registers. The program fragment shows the contents of the memory word at address 940 to the contents of the memory word at address 941 and stores the result in the latter location. Continue the program execution steps until program counter (PC) is 302. 300 1 9 4 0 | 301 | 5 9 4 1 | 302 | 2 9 4 1 | 302 | 2 9 4 1 | 302 | 3 9 4 0 | 18 Figure 1: Program execution (initial step) for Ques. 1(d). 6 Display the synchronous system bus read/write timing diagram. Regarding Address Bus, Bus width determines maximum memory capacity of 2 2. system. For example, 8080 has 16 bit address bus. Then how much memory space In interrupt cycle, analyze the step(s) if: (i) no interrupt, (ii) interrupt pending. 4 c) In cache memory, overwriting a block before main memory is updated should be 4 avoided. With "Write Through", every write updates both cache and main , ³. memory, increasing traffic and slowing performance. To reduce this bottleneck, consider using "Write Back", which updates main memory only when a cache block is replaced. Analyze the concept of "Write Back" in order to avoid the We would like to design a cache of 64kByte. Main memory is 16Mbytes. Cache 8 block is 4 bytes (2 bit word identifier) and rest of bits is block identifier. Use the concept of direct mapping address. Examine the pros and cons of CD-ROMs. 4. Distinguish between RAID 4 and RAID 5.

| | | Regarding internal memory, analyze the error correction methods and its | 4 |
|----|----------|---|---|
| | c) F | Regarding internal memory, correcting code function. Discuss about Synchronous DRAM (SDRAM) as external memory. | 3 |
| | n 1 | piscuss about Synchronous Dra | 2 |
| | | How can processor performance be evaluated? Explain. | |
| 5. | | | 3 |
| | b) | Describe the multiplexed bus with advantages and state. The ENIAC was a decimal machine, where a register was represented by a ring. The ENIAC was in the ON state, | 4 |
| | | The ENIAC was a decimal machine, where a register was represented of 10 vacuum tubes. At any time, only one vacuum tube was in the ON state, of 10 vacuum tubes. At any time, only one vacuum tube was in the ON state, representing one of the 10 digits. Assuming that ENIAC had the capability to representing one of the 10 digits. Assuming that ENIAC had the capability to have multiple vacuum tubes in the ON and OFF state simultaneously, why is this representation "wasteful" and what range of integer values could we represent | |
| | | the 10 vacuum tubes? | 3 |
| | | Discuss the concept of von Neumann computer architecture. | |
| 6. | a) b) | In Direct Memory Access (DMA) operation, describe about "Cycle Stealing" In Direct Memory Access (DMA) operation, describe about "Cycle Stealing" In Direct Memory Access (DMA) operation, describe about "Cycle Stealing" In Direct Memory Access (DMA) operation, describe about "Cycle Stealing" In Direct Memory Access (DMA) operation, describe about "Cycle Stealing" In Direct Memory Access (DMA) operation, describe about "Cycle Stealing" In Direct Memory Access (DMA) operation, describe about "Cycle Stealing" In Direct Memory Access (DMA) operation, describe about "Cycle Stealing" In Direct Memory Access (DMA) operation, describe about "Cycle Stealing" In Direct Memory Access (DMA) operation, describe about "Cycle Stealing" In Direct Memory Access (DMA) operation, describe about "Cycle Stealing" In Direct Memory Access (DMA) operation, describe about "Cycle Stealing" In Direct Memory Access (DMA) operation, describe about "Cycle Stealing" In Direct Memory Access (DMA) operation, describe about "Cycle Stealing" In Direct Memory Access (DMA) operation, describe about "Cycle Stealing" In Direct Memory Access (DMA) operation, describe about "Cycle Stealing" In Direct Memory Access (DMA) operation, describe about "Cycle Stealing" In Direct Memory Access (DMA) operation, describe about "Cycle Stealing" In Direct Memory Access (DMA) operation, describe about "Cycle Stealing" In Direct Memory Access (DMA) operation, describe about "Cycle Stealing" In Direct Memory Access (DMA) operation, describe about "Cycle Stealing" In Direct Memory Access (DMA) operation, describe about "Cycle Stealing" In Direct Memory Access (DMA) operation, describe about "Cycle Stealing" In Direct Memory Access (DMA) operation, describe about "Cycle Stealing" In Direct Memory Access (DMA) operation (DMA) | 6 |
| | | In I/O controller in compared Discuss this statement with suitable figure(s). | 4 |
| | | I/O is much slower than the CPU, so the CPU can remain idle even in multi | |
| 7. | a) | programming systems. What solutions programming system in computer architecture and | 4 |
| | b) | What are the key elements of an op- organization? Explain with relevant diagrams. organization? Explain with relevant diagrams. Analyze the geometric depiction of 4-bit numbers for 2's Complement Integers. | 4 |
| | c) | Analyze the geometric department of the the Geometric department | 8 |
| /8 | . a) | Discuss the concept of associate mapping address in main memory with | 4 |
| | Ĭ | designing a cache memory. | |