

# Computer Architecture and Organization

☐ Moore's Law: Moore's law is the observation that "Number of transistors<sup>used per square inch</sup> in a dense IC's double every 2 years (18 months)"

- Moore's law is an observation and projection of a historical trend rather than a law of physics.

- Increased density of components on chip

- Gordon Moore - Co-founder of Intel

- Num of transistors on a chip will double every year.

- Cost of a chip has remained almost unchanged


- Higher packing density means shorter electrical paths, giving higher performance

- Smaller size gives increased flexibility

- Reduced power and cooling requirements

- Fewer interconnections increases reliability

## The number of trans on IC chips



- As a result the scale gets smaller & smaller & the performance of microprocessor has enjoyed an exponential growth.

- In 1970 there were around  $10^3$  transistors placed in an integrated chip.

- Whereas in 2010 there were nearly 1 billion transistors were placed in a chip & still the researchers are going on to increase the number.

- The Moore's law plays a major role in the VLSI Circuits. This

electronic circuit consists of num 10's and they in turn possess many transistors which supports the circuitry.

\* Facts:

❑ Misconception: Reduction of transistor gate length less than 22 nm is not possible.

❑ New Invention: Recently INTEL has reduced transistor gate length less than 22 nm.

❑ Result: The invention indicates that Moore's law road doesn't end

- As long as the thirst for innovation is present Moore's law trend will continue.

Advancements: The contribution of Moore's law has given rise to the reduction in the robust structure of the devices to handy gadgets over these decades.

219 The ENIAC was a decimal machine, where a register was represented by a ring of 10 vacuum tube. At any time, only one vacuum tube was in the ON state; representing one of the 10 digits. Assuming that ENIAC had the capability to have multiple vacuum tubes in the ON & OFF state simultaneously, why is this representation wasteful? and what range of int values could we represent using the 10 vacuum tubes?

Ans:

Step 1 - The electronic numerical integrator and computer, or ENIAC, is regarded as the country's first operating electronic digital computer. The ENIAC, which was completed in 1945, was the first programmable, electrical, general-purpose digital computer. These features were available on

other computers, but the ENIAC offered them all in one convenient package. It could solve "a vast class of numerical problems" through reprogramming and was Turing-complete. It's interesting to note that the ENIAC was decimal, not binary! The digits through 9 were represented by 10 vacuum tubes.

Steps 2:

Each day on two, ENIAC lost one vacuum tube. It was difficult to find and replace the broken tube because there were over 18,000 of them. However, the maintenance crew eventually honed the ability to solve a problem in just 15 minutes. This format is inefficient because it takes ten tubes to express just one decimal digit from 0 to 9. These same tubes could be

used as binary bits. If any number of them could be turned on simultaneously, these patterns can be used to represent integers ranging from 0 to 1023.

Using binary representation, here's how the 10 decimal values (0 to 9) could be represented with 4 vacuum tubes (bits):

Decimal: 0 1 2 3 4 5 6 7 8 9

Binary : 0000 0001 0010 0011 0100 0101 0110 0111 1000 1001

2.10

Consider a machine with 40 MHz processor which has run a benchmark program. The executed program consists of 100,000 instruction executions, with the following instruction mix and clock cycle count. What will be the effective CPI, MIPS rate

and execution time

Instruction type	Instruction Count	Cycles/Instruction
Integer arithmetic	95000	1
Data Transfer	32000	2
Floating point	15000	2
Control transfer	8000	2

Ans:

Given, frequency = 40 MHz

$$\text{Clock time} = \frac{1}{40 \times 10^6} \text{ sec}$$

Ins type	Ins Count	Cycle/ins	% of ins type
Integer arithmetic	95000	1	95%
Data transfer	32000	2	32%
Floating point	15000	2	15%
Control transfer	8000	2	8%
Total	105000		100%

$$CPI = \sum_i (\text{fraction of instruction type } i \times \text{cycles needed by instruction type } i)$$

$$\Rightarrow CPI = 0.45 \times 1 + (0.32 + 0.08 + 0.15) \times 2 = 1.55$$

$$\text{Execution time} = CPI \times \text{total num of ins} \times \text{clock time}$$

$$= 1.55 \times 10^5 \times \frac{1}{40 \times 10^6} \text{ sec}$$

$$= 3.875 \text{ ms}$$

$$MIPS = \frac{\text{clock frequency}}{CPI \times 10^6}$$

$$= \frac{40 \times 10^6}{1.55 \times 10^6} = 25.8$$



2.13

Four benchmark programs are executed on three computers with the following results:

	Computer A	Computer B	Computer C
Program 1	1	10	20
Program 2	1000	100	20
Program 3	500	1000	50
Program 4	100	800	100

The table shows the execution time in seconds, with 100,000,000 instructions executed in each of the four programs. Calculate the MIPS values for each computer for each program.

Ans: MIPS rate given as  $MIPS = \frac{I_c}{T \times 10^6}$   
Arithmetic mean is  $R_A = \frac{1}{m} \sum_{i=1}^m R_i$

Harmonic mean is  $R_H = \frac{m}{\sum_{i=1}^m \frac{1}{R_i}}$

By applying  $MIPS = \frac{I_c}{T \times 10^6}$

$= 100,000,000 / (T \times 10^6) = 100/T$ . Therefore, the MIPS values are:

Program	Computer A	Computer B	Computer C
Program 1	100	10	5
Program 2	0.1	1	5
Program 3	0.2	0.1	2
Program 4	2	0.125	1

Arithmetic mean

Computer	Arithmetic mean	Rank
Computer A	25.575	1
Computer B	2.80	3
Computer C	3.25	2

Harmonic mean

Computer	Harmonic mean	Rank
Computer A	0.25	2
Computer B	0.21	3
Computer C	0.1	1

## Mid-1

Q. ENIAC


2.

When a block that is resident in the cache is to be replaced, there are two cases to consider, describe the write through and write back.

Ans:

Write through caches:

A write through cache solves the inconsistency problem by forcing all writes to update both the cache and the main memory.




This is simple to implement and keeps the cache and memory consistent.


The bad thing is that forcing every write to go to main memory, we use

up bandwidth between the cache and the memory.

Write through caches can result in slow writes, so, processors typically include a write buffer, which queues pending writes to main memory and permits the CPU to continue.



Buffers are commonly used when two devices run at different speeds.



write back: In a write back cache, the memory is not updated until the cache block needs to be replaced (when loading data into a full cache set).

For example, we might write some data to the cache at first, leaving it inconsistent with main memory as shown before.

- The cache block is marked "Dirty" to indicate this inconsistency.

Mem[2147] = 21763

Index	V	Dirty	Tag	Ptr	Addr	Dirty
...						
110	1	1	11010	(21763)	1000 1110	1225
...					1101 0110	(42803)

3. Consider a two level cache with access time 5 ns and 80 ns respectively, If the hit ratio is 95% and 75% respectively in the two caches & main memory access time is 250 ns. What is the effective access time?

We know,

$$\begin{aligned} \text{Effective access time} = & (\text{hit ratio})^* (\text{memory access} \\ & \text{time} + \text{search time in associative registers}) \\ & + (\text{fail ratio})^* (\text{search time in associative} \\ & \text{registers} + 2^* \text{memory access time}) \end{aligned}$$

$$\Rightarrow T_1 = 5 \text{ ns}, T_2 = 80 \text{ ns}, T_3 = 250 \text{ ns}$$

$$H_1 = 0.95, H_2 = 0.75.$$

$$T_{avg} = H_1 T_1 + (1-H_1) H_2 (T_1 + T_2) + (1-H_1)(1-H_2) (T_1 + T_2 + T_3)$$

Since search time within a cache is ignored

$$T_{avg} = H_1 T_1 + (1-H_1) H_2 (T_2) + (1-H_1)(1-H_2) (T_3)$$

$$= 0.95 \times 5 + (1-0.95) \times 0.75 \times 80 + (1-0.95)(1-0.75) \times 500$$

$$= 4.75 + 0.3 \times 80 + 0.25 \times 500$$

$$= 11.375 \text{ ns} \approx 10.875$$

$$T_{EAT} = 4.75 + (1-0.95) \times 0.75 \times (5+80) + (1-0.95) (1-0.75) (5+80+500)$$

$$= 4.75 + 0.5625 + 6.4375$$

$$= 11.75$$

9. Suppose: three interrupt handlers A, B and C (having priority level  $A > B > C$ ) with interrupt service routine (ISR) 10, 30 & 20 respectively. Graphically show the transfer of control for interrupt sequence of C, A & B at time  $t = 10, 25$  &  $45$  respectively.

$t = 10, 25$  &  $45$  respectively =

