

1. Describe the general-purpose registers (GPRs) of the ARM CPU. What are their sizes and roles?

📌 General-Purpose Registers (GPRs) in ARM CPU

✅ What are they?

In an ARM CPU, the general-purpose registers (GPRs) are a set of registers used to temporarily store data, addresses, and intermediate results while instructions are executed.

📌 How many are there?

A classic **ARM architecture** (like ARMv7, ARM Cortex-M, ARM Cortex-A) typically has **16 general-purpose registers**, named:

- **R0 to R12** → True general-purpose registers.
- **R13 (SP)** → Stack Pointer.
- **R14 (LR)** → Link Register.
- **R15 (PC)** → Program Counter.

📌 What is their size?

- For **32-bit ARM** (most common):
 - Each register is **32 bits** (4 bytes).
- For **64-bit ARM (AArch64)**:
 - Each general-purpose register is **64 bits**.

📌 Roles of important registers

| Register Name | Role |
|---------------------------------|---------------------------------------------------------------------------|
| R0–R12 — | Used for general data storage, arguments, return values. |
| R13 SP (Stack Pointer) | Points to the top of the stack. Used for function calls, local variables. |
| R14 LR (Link Register) | Stores the return address when a function call happens. |
| R15 PC (Program Counter) | Holds the address of the next instruction to execute. |

Special points

- Some registers have **conventions**:
 - **R0–R3**: Pass function arguments, return values.
 - **R4–R11**: Callee-saved — used to store local variables.
 - **R12**: Sometimes called **IP (Intra-Procedure-call scratch register)**.

Summary

- **Total GPRs**: 16 (R0–R15)
- **Size**: 32 bits each for ARM32, 64 bits for ARM64.
- **Use**: Hold data, addresses, intermediate results, stack info, function return addresses, next instruction address.

2. Explain the function of the special registers R13, R14, R15, and the CPSR.

1 R13 – Stack Pointer (SP)

- Name: SP (Stack Pointer)
- Register: R13
- Function:
 - Points to the top of the stack in memory.
 - The stack is used for storing local variables, function call return addresses, register values, and parameters.
 - It grows downwards in memory (high to low addresses).
 - When you push data, the SP is decremented; when you pop, it's incremented.

2 R14 – Link Register (LR)

- Name: LR (Link Register)
- Register: R14
- Function:

- Holds the return address when a subroutine (function) call happens.
- When you use BL (Branch with Link), the CPU stores the next instruction's address in LR so that the function knows where to return.
- Before calling another function inside a function, LR is usually saved on the stack, so its value isn't lost.

3 R15 – Program Counter (PC)

- Name: PC (Program Counter)
- Register: R15
- Function:
 - Holds the address of the current instruction being executed.
 - After each instruction, the PC automatically increments to point to the next instruction.
 - Branch instructions update the PC to jump to new locations in the code.
 - In ARM, because of pipelining, reading the PC often gives the current address + 8 bytes (because ARM pipelines typically fetch ahead).

4 CPSR – Current Program Status Register

- Name: CPSR (Current Program Status Register)
- Register: Special-purpose, not counted in R0–R15
- Function:
 - Holds status and control information about the processor.
 - Main roles:
 - Condition Flags:
 - N (Negative), Z (Zero), C (Carry), V (Overflow) — used for conditional instructions.
 - Processor Mode Bits:

- Shows current mode (User, FIQ, IRQ, Supervisor, etc.).
- Interrupt Disable Bits:
 - Controls whether IRQ and FIQ interrupts are enabled/disabled.
- State Bit:
 - Shows whether the CPU is running in ARM state (32-bit instructions) or Thumb state (16-bit instructions).

✔ Summary Table

| Register Name | | Function |
|---------------|---------------------------------|---------------------------------------------------|
| R13 | SP | Points to top of the stack. |
| R14 | LR | Holds return address for subroutines. |
| R15 | PC | Holds current/next instruction address. |
| CPSR | Current Program Status Register | Holds condition flags, mode bits, interrupt bits. |

3. Differentiate between general-purpose registers and special function registers in ARM.

| Aspect | General-Purpose Registers (GPRs) | Special Function Registers (SFRs) |
|----------|--------------------------------------------------------------------------|----------------------------------------------------------------------------------|
| Purpose | Store data, addresses, and intermediate values during program execution | Control and status operations related to CPU and peripherals |
| Number | Typically 16 registers (R0 to R15 in ARM) | Fewer in number, specific registers for control and status |
| Examples | R0, R1, R2, ..., R12 | Program Counter (PC), Stack Pointer (SP), Current Program Status Register (CPSR) |
| Usage | Used by instructions to perform arithmetic, logic, load/store operations | Used to control processor state, interrupts, and modes |

| | | |
|--------------------------|------------------------------------------------|-------------------------------------------------------------|
| Aspect | General-Purpose Registers (GPRs) | Special Function Registers (SFRs) |
| Access | Read/write by most instructions | Accessed by specific instructions or system operations |
| Role in Execution | Hold operands, results, addresses | Control program flow, processor status, and configuration |
| Visibility to Programmer | Directly used and manipulated in assembly code | Usually manipulated indirectly or with special instructions |
| Examples of operations | Addition, subtraction, data movement | Changing processor mode, setting flags, interrupt handling |

4. Explain the memory map of an ARM microcontroller. How are RAM, ROM, and I/O mapped?

What is a Memory Map?

- The memory map is a diagram showing which address ranges are assigned to:
 - Program memory (ROM/Flash)
 - Data memory (RAM)
 - I/O peripherals
 - Special function registers
 - External devices
- The ARM CPU uses a flat, linear 32-bit address space, so addresses are usually 0x00000000 to 0xFFFFFFFF.

Typical ARM Microcontroller Memory Map

Below is a **typical structure** — exact details depend on the specific MCU (e.g., STM32, LPC, NXP, Cortex-M0/M3/M4).

| Region | Address Range (Example) | Description |
|------------------------------|------------------------------|-----------------------------------------------------------------------------|
| ROM / Flash | 0x0000 0000 – 0x000F FFFF | Non-volatile memory: stores program code, constants. |
| SRAM (RAM) | 0x2000 0000 – 0x2000 FFFF | Volatile memory: stores variables, stack, heap. |
| Peripherals | 0x4000 0000 – 0x5FFF FFFF | Memory-mapped I/O: control registers for timers, UART, GPIO, ADC, etc. |
| External RAM / Devices | 0x6000 0000 – 0x9FFF FFFF | Optional region for external RAM, Flash, or devices. |
| System Control Space (SCS) | 0xE000 0000 – 0xE00F FFFF | Special system registers: NVIC (interrupt controller), SysTick, debug unit. |
| Private Peripheral Bus (PPB) | 0xE000 0000 – 0xE00F FFFF | Often overlaps with SCS: same purpose. |

👉 **Note:** The exact addresses vary by vendor & device!

🔗 How this works

1 ROM (Flash)

- Located at the **lowest addresses** (often 0x0000 0000).
- Contains the **bootloader** and the **main program**.
- **Non-volatile:** retains contents when power is off.

2 RAM (SRAM)

- Located in a **separate range**, e.g., 0x2000 0000.
- Used for:
 - **Global/static variables**
 - **Stack**
 - **Heap**

- **Volatile:** contents lost when power is off.

3 I/O Peripherals

- Also **memory-mapped:** control registers have fixed addresses.
- Example:
 - GPIO pins
 - UART, SPI, I2C
 - Timers, ADC, PWM
- You access them using **ordinary load/store instructions** like LDR, STR.

✓ Why memory-mapped I/O?

- ARM CPUs **don't use separate I/O instructions** (unlike x86 IN/OUT).
- **Peripherals look like special memory locations.**
- Reading or writing to them directly controls hardware.

📌 Example: STM32F103 Memory Map

| Region | Start | Size |
|----------------|-------------|----------------------|
| Flash | 0x0800 0000 | Up to 512 KB |
| SRAM | 0x2000 0000 | 20 KB |
| Peripheral | 0x4000 0000 | Control registers |
| System control | 0xE000 0000 | NVIC, SysTick, debug |

5. What is memory-mapped I/O? Describe how it works in ARM CPUs with an example.

📌 What is Memory-Mapped I/O?

👉 Memory-Mapped I/O (MMIO) means:

- **I/O devices (like GPIO, UART, ADC, timers) are assigned specific addresses in the same address space** as RAM and ROM.
- The CPU **accesses I/O devices** just like reading/writing normal memory.

✓ **No special I/O instructions are needed.**

You use **load (LDR) and store (STR) instructions** to communicate with hardware.

✦ How it works (simple steps)

1 CPU has a single 32-bit address space, e.g., 0x0000 0000 to 0xFFFF FFFF.

2 ROM/Flash, RAM, and I/O registers are each assigned unique ranges.

3 When the CPU executes an instruction like LDR or STR:

- If the address points to RAM → it reads/writes data.
- If the address points to an I/O register → it configures or controls hardware.

✦ How ARM uses it

- ARM CPUs do **not** have separate I/O instructions (unlike x86 IN/OUT).
- Instead, all I/O devices expose **control/status registers** mapped to memory addresses.

✓ **Example: GPIO Output**

⚙ **Suppose:**

- A **GPIO port output register** is at address 0x4002 0000.

✓ **Goal:**

- Set a pin **high** (turn on an LED, for example).

✓ **Assembly Example (simplified)**

LDR R0, =0x40020000 ; Load GPIO output register address into R0

MOV R1, #0x01 ; Load value 0x01 into R1 (set bit 0)

STR R1, [R0] ; Store 0x01 into GPIO output register

What happens here?

- LDR R0, =0x40020000 → puts the GPIO register's address in R0.
- MOV R1, #0x01 → prepares the data to write.
- STR R1, [R0] → writes the value to that I/O address → the pin is set HIGH → the LED turns ON.

Result:

- To the CPU, this is just a memory store.
- To the hardware, it changes the voltage on a physical pin.

Advantages of Memory-Mapped I/O

- ✓ **Simple CPU design** — same load/store instructions for data and I/O.
- ✓ **Easy to program** — just read/write addresses.
- ✓ Works well with **C or assembly** — a register is just a volatile pointer.

Summary

Memory-Mapped I/O:

- Maps **hardware registers** into the **CPU's address space**.
- ARM CPUs read/write them like normal memory.
- Example: writing STR to 0x4002 0000 changes the GPIO pin state.

6. Discuss the difference between on-chip SRAM and Flash ROM in ARM microcontrollers.

| Feature | On-chip SRAM | Flash ROM |
|-----------------|-------------------------------------------------|-------------------------------------------------|
| Type of Memory | Volatile Memory | Non-volatile Memory |
| Primary Purpose | Temporary data storage during program execution | Permanent storage of program code and constants |
| Data Retention | Data is lost when power is off | Data is retained even when power is off |

| Feature | On-chip SRAM | Flash ROM |
|------------------------------|--------------------------------------------------|------------------------------------------------------------------------------------|
| Read/Write Capability | Read and write operations are fast and unlimited | Mostly read-only during normal operation; writing or erasing is slower and limited |
| Access Speed | Very fast access time | Slower than SRAM |
| Typical Size | Small (e.g., KBs to a few MBs) | Larger than SRAM (e.g., hundreds of KBs to MBs) |
| Usage Example | Variables, stack, buffers | Firmware, bootloader, fixed lookup tables |
| Power Consumption | Consumes power continuously when powered | Consumes less power for storage; writing/erasing consumes more energy |
| Cost per Bit | More expensive per bit | Cheaper per bit |
| Programming Method | No special procedure needed | Requires special programming voltage or sequence to write/erase |

7. Describe the LDR and STR instructions. How do they work to access memory? Give examples.

✦ What are LDR and STR?

✓ LDR (Load Register)

- Reads **data from memory** and puts it into a **register**.

✓ STR (Store Register)

- Takes **data from a register** and **writes it to memory**.

👉 These are the **basic instructions** for accessing variables in **RAM**, **peripheral registers** (memory-mapped I/O), or **constants** in ROM.

✦ How they work

| Instruction | Meaning | What it does |
|--------------|----------------|-------------------------------------------------------------------------------|
| LDR Rd, [Rn] | Load Register | Loads the 32-bit word from the memory address in Rn into register Rd. |
| STR Rd, [Rn] | Store Register | Stores the 32-bit word from register Rd into the memory address in Rn. |

Basic Example

Suppose:

- R0 holds an address in RAM.
- R1 holds a value 0x55.

Store data to RAM:

STR R1, [R0] ; Store the value in R1 into the address in R0

Load data from RAM:

LDR R2, [R0] ; Load the value at address in R0 into R2

Example with Memory-Mapped I/O

Suppose:

- GPIO output register is at 0x40020000

Turn on an LED:

LDR R0, =0x40020000 ; Load address into R0

MOV R1, #0x01 ; Put 0x01 in R1 (set bit 0)

STR R1, [R0] ; Write 0x01 to GPIO register

-  Here STR writes 0x01 to the **memory-mapped register**, changing a pin.

📌 Offset addressing

ARM supports **offsets**, so you can read or write at an address **plus an offset**.

Example:

LDR R2, [R0, #4] ; Load from (R0 + 4)

STR R2, [R0, #8] ; Store to (R0 + 8)

8.Explain the difference between LDR, LDRB, LDRH instructions. When would you use each?

📌 What do they do?

All three are **load instructions** in ARM — they **read data from memory** and put it in a **register** — but they differ by **how much data** they read:

| Instruction | Meaning | Size of Data |
|-------------|------------------------|------------------------------------------|
| LDR | Load Register | Loads a 32-bit word (4 bytes) |
| LDRB | Load Register Byte | Loads an 8-bit byte |
| LDRH | Load Register Halfword | Loads a 16-bit halfword (2 bytes) |

📌 Why different sizes?

- **Memory** often contains data of **different sizes**:
 - Characters → 1 byte
 - Short integers → 2 bytes
 - Integers → 4 bytes
 - Peripheral registers → often 8 or 16 bits

So you choose the instruction **matching the size** you want to read.

📌 How they work

✅ Example

Suppose R0 points to memory:

Address Value (hex)

0x2000 0x12

0x2001 0x34

0x2002 0x56

0x2003 0x78

Instruction What you get

LDR R1, [R0] Reads 4 bytes → R1 = 0x78563412 (Little Endian)

LDRH R1, [R0] Reads 2 bytes → R1 = 0x3412

LDRB R1, [R0] Reads 1 byte → R1 = 0x12

 **When to use which**

 **Use LDR**

- When reading **full 32-bit integers**.
- Example: variables, pointers, counters.

 **Use LDRB**

- When reading **bytes**.
- Example: characters, bytes in a buffer, register bits in a peripheral.

 **Use LDRH**

- When reading **16-bit halfwords**.
- Example: 16-bit sensors, short integers, 16-bit peripheral registers.

 **Important: Zero Extension**

- LDRB **zero-extends** the 8-bit value to 32 bits.
 - Example: 0x12 → 0x00000012
- LDRH **zero-extends** the 16-bit value to 32 bits.
 - Example: 0x3412 → 0x00003412

So the upper bits in the register become 0.

9. Write an example program that uses LDR and STR to copy a value from one memory location to another.

✓ Goal

- **Source Address:** 0x20000000
- **Destination Address:** 0x20000004
- **Action:** Load the word at 0x20000000 → store it at 0x20000004

✓ Program

```
AREA CopyExample, CODE, READONLY
```

```
ENTRY          ; Mark entry point
```

START

```
LDR R0, =0x20000000 ; R0 = source address
```

```
LDR R1, =0x20000004 ; R1 = destination address
```

```
LDR R2, [R0]        ; Load word from [R0] into R2
```

```
STR R2, [R1]        ; Store word from R2 into [R1]
```

STOP

B STOP ; Infinite loop to end the program

✓ Explanation

| Line | What it does |
|---------------------|-------------------------------------------|
| LDR R0, =0x20000000 | Load source address into R0 |
| LDR R1, =0x20000004 | Load destination address into R1 |
| LDR R2, [R0] | Load the 32-bit word at [R0] into R2 |
| STR R2, [R1] | Store the word in R2 to [R1] |
| B STOP | Stop program execution by looping forever |

✓ **Result:** The value at 0x20000000 is **copied** to 0x20000004.

💡 **This is the simplest pattern:**

LDR → **read** → STR → **write**

10. What is the CPSR? Explain its role and the meaning of its flag bits (N, Z, C, V).

What is the CPSR?

CPSR = Current Program Status Register

- It's a **special-purpose 32-bit register** in ARM CPUs.
- It **holds status and control information** about the processor.
- It plays a key role in **conditional execution, mode switching, and interrupt control**.

✚ **Main roles of the CPSR:**

1 Condition Flags:

- Indicate the result of the last arithmetic or logic operation.

- Used for **branching and conditional instructions**.

2 Control Bits:

- Define the **processor mode** (User, Supervisor, IRQ, FIQ, etc.).

3 Interrupt Disable Bits:

- Enable/disable **IRQ** and **FIQ** interrupts.

4 State Bit:

- Indicates **ARM** (32-bit) or **Thumb** (16-bit) instruction set state.

✦ Key flag bits in CPSR

| Flag Name | What it means |
|-----------|---------------------------------------------------------------|
| N | Negative flag 1 = result was negative (bit 31 of result is 1) |
| Z | Zero flag 1 = result was zero |
| C | Carry flag 1 = unsigned overflow occurred (carry out) |
| V | Overflow flag 1 = signed overflow occurred |

✓ Why they matter:

- These flags control **conditional execution** — e.g., BEQ (Branch if Equal) checks Z flag.

11. How does the CPSR change after arithmetic operations like ADD and SUB? Explain with examples.

When you run an **arithmetic or logic instruction** like ADD or SUB **with the 'S' suffix** (ADDS, SUBS), the **condition flags (N, Z, C, V)** are updated **based on the result**.

✦ Example 1: ADD

MOV R0, #5 ; R0 = 5

MOV R1, #10 ; R1 = 10

ADDS R2, R0, R1 ; R2 = R0 + R1, update flags

- Result: R2 = 15 → binary 0000...1111
- N = 0 (result not negative)
- Z = 0 (result not zero)
- C = 0 (no carry out in unsigned addition)
- V = 0 (no signed overflow)

✦ Example 2: ADD with carry

MOV R0, #0xFFFFFFFF ; 32-bit max value

ADDS R1, R0, #1 ; Add 1 → causes carry

- Result: R1 = 0 (overflows back to zero)
- N = 0 (result is zero, so not negative)
- Z = 1 (result is zero)
- C = 1 (carry out occurred: unsigned overflow)
- V = 0 (adding max unsigned + 1 does not overflow signed range for 2's complement)

✦ Example 3: SUB

MOV R0, #5

MOV R1, #5

SUBS R2, R0, R1 ; R2 = 5 - 5

- Result: R2 = 0
- N = 0
- Z = 1 (result is zero)
- C = 1 (no borrow needed)

- $V = 0$

✦ Example 4: SUB with negative result

MOV R0, #5

MOV R1, #10

SUBS R2, R0, R1 ; $R2 = 5 - 10 = -5$

- Result: $R2 = 0xFFFFFFFFB$ (in 2's complement, -5)
- $N = 1$ (negative result)
- $Z = 0$
- $C = 0$ (borrow needed → Carry flag clear)
- $V = 0$

12. Describe assembler directives used in ARM programming. Why are they important?

✦ What are Assembler Directives?

- These are **special commands** to the assembler (not actual CPU instructions).
- They **control how the assembler processes the code and data**.
- Help define **sections, reserve memory, set constants, and organize the program**.

✦ Common Assembler Directives in ARM

| Directive | Purpose |
|-------------------|------------------------------------------------------------|
| .AREA or .SECTION | Define a new section/segment (e.g., code, data, read-only) |
| .ENTRY | Marks the program entry point (start) |
| .END | Marks the end of the assembly file |
| .WORD | Define 32-bit data words in memory |

| Directive | Purpose |
|---------------------|------------------------------------------------------------|
| .HWORD or .HALFWORD | Define 16-bit data values |
| .BYTE | Define 8-bit data values |
| .ASCII / .ASCIZ | Define ASCII string (null-terminated if .ASCIZ) |
| .EQU | Define a constant or symbol (like #define) |
| .EXPORT / .GLOBAL | Make a symbol visible outside the current file |
| .IMPORT | Declare an external symbol to be used |
| .ALIGN | Align next data/code on a boundary (e.g., 4-byte boundary) |
| .SPACE or .SKIP | Reserve space in memory without initializing |

✦ Why are directives important?

- They **organize program structure** (code vs data).
- Control **memory layout** (where variables or code go).
- Help the assembler **generate correct machine code**.
- Allow you to **define constants and symbols** for easier coding.
- Facilitate **linking multiple files** together.

13.Explain how data types (word, half-word, byte) are handled in ARM assembly.

ARM supports **different data sizes** to work efficiently with various data types:

| Data Type | Size | Directive / Instruction | Description |
|-------------|-------------------|--------------------------------------------|--------------------------------|
| Word | 32 bits (4 bytes) | .WORD (directive), LDR / STR (instruction) | Full 32-bit integer or pointer |

| Data Type | Size | Directive / Instruction | Description |
|-----------|-------------------|-----------------------------------------------|------------------------------|
| Halfword | 16 bits (2 bytes) | .HWORD (directive), LDRH / STRH (instruction) | 16-bit integer or short data |
| Byte | 8 bits (1 byte) | .BYTE (directive), LDRB / STRB (instruction) | 8-bit char or small data |

✦ Example declarations:

```
AREA DataSection, DATA, READWRITE
```

```
myWord .WORD 0x12345678 ; 32-bit value
```

```
myHalfword .HWORD 0x1234 ; 16-bit value
```

```
myByte .BYTE 0x12 ; 8-bit value
```

✦ Loading and storing data

Instruction Data size handled Usage example

```
LDR / STR 32-bit word Load/store full word data
```

```
LDRH / STRH 16-bit halfword Load/store halfword data
```

```
LDRB / STRB 8-bit byte Load/store byte data
```

✦ Why does this matter?

- Efficient use of **memory space** and **performance**.
- Correct interpretation of **data values** — e.g., reading a byte vs a word.
- Accessing **peripheral registers** often requires byte or halfword access.

14. What is the role of the Program Counter (PC) in ARM? How does it affect program execution?

✦ What is the PC?

- The **Program Counter (PC)** is a **special register (R15)** in ARM CPUs.
- It **holds the memory address of the next instruction** to be fetched and executed by the CPU.

✦ Role of the PC

1. Instruction Sequencing:

- The PC ensures the CPU executes instructions **in order**, moving from one instruction to the next in memory.

2. Branching and Jumping:

- When the program needs to **change flow** (e.g., loops, function calls, if-else), the PC is updated to a new address.
- Branch instructions modify the PC to jump to a different location.

3. Pipelining:

- The PC helps with instruction **prefetching** and **pipeline control** for faster execution.

✦ Why is PC important?

- Without the PC, the CPU wouldn't know **which instruction to execute next**.
- PC controls the **program flow** — sequential or branched.
- It interacts with the **Link Register (LR)** during function calls for return addresses.

15. Explain how the PC is incremented during instruction execution.

✦ Basic behavior

- ARM instructions are **32 bits (4 bytes)** in ARM state.

- Normally, **after fetching an instruction**, the PC increments by **4 bytes** to point to the next instruction.

✦ Pipeline offset

- Due to ARM's **pipeline architecture**, the PC value **read inside the instruction** is often **ahead by 8 bytes** (two instructions ahead).
- This means:
 - When you read PC as a value inside your code, it's often **PC + 8** (in ARM state).

✦ Thumb state difference

- In **Thumb mode** (16-bit instructions), the PC increments by **2 bytes** per instruction.
- Pipeline offset is different too (usually +4 bytes).

✦ Example

MOV R0, PC ; Loads PC (current instruction address + 8) into R0

✦ Branch instructions

- When a **branch (B, BL)** occurs, the PC is updated to the **target address** instead of just incrementing.
- This causes the program flow to jump.

16. Discuss different addressing modes used in ARM assembly programming. Provide examples.

✦ What are Addressing Modes?

- Addressing modes define **how the CPU calculates the memory address** for load/store instructions.
- ARM supports several flexible addressing modes for efficient access to data.

✦ Common ARM Addressing Modes

1 Register Indirect Addressing

- Address is **held directly in a register**.
- Used to load/store data from/to the address in that register.

Syntax:

LDR Rd, [Rn]

STR Rd, [Rn]

Example:

LDR R0, =0x20000000 ; Load address into R0

LDR R1, [R0] ; Load word from memory at address in R0 into R1

2 Register Indirect with Immediate Offset

- Address = base register + immediate offset.
- Offset is added (or subtracted) from the base address.

Syntax:

LDR Rd, [Rn, #offset]

STR Rd, [Rn, #offset]

Example:

LDR R0, =0x20000000

LDR R1, [R0, #4] ; Load from address (R0 + 4)

3 Register Indirect with Register Offset

- Offset is **in another register**, added to the base register.

Syntax:

LDR Rd, [Rn, Rm]

STR Rd, [Rn, Rm]

Example:

```
LDR R0, =0x20000000
```

```
MOV R2, #8
```

```
LDR R1, [R0, R2] ; Load from address (R0 + R2)
```

4 Pre-Indexed Addressing

- Add offset to base register **before** access.
- Base register is optionally updated (write-back).

Syntax:

```
LDR Rd, [Rn, #offset]!
```

```
STR Rd, [Rn, #offset]!
```

Example:

```
LDR R0, =0x20000000
```

```
LDR R1, [R0, #4]! ; Load from (R0 + 4) and update R0 = R0 + 4
```

5 Post-Indexed Addressing

- Use base register as address **first**, then add offset **after** access.
- Base register is updated (write-back).

Syntax:

```
LDR Rd, [Rn], #offset
```

```
STR Rd, [Rn], #offset
```

Example:

```
LDR R0, =0x20000000
```

```
LDR R1, [R0], #4 ; Load from R0, then R0 = R0 + 4
```

6 PC-Relative Addressing

- Load data or address **relative to the current PC** value.
- Often used for accessing constants in code or jump tables.

Syntax:

LDR Rd, [PC, #offset]

Example:

LDR R0, [PC, #12] ; Load data from address PC + 12

17 .Why are addressing modes important in embedded programming?

1 Efficient Memory Access

- Embedded systems often have **limited memory and resources**.
- Different addressing modes let you **access data flexibly and efficiently** without extra instructions.
- For example, pre/post-indexing helps **iterate through arrays or buffers** with minimal instructions.

2 Compact and Fast Code

- Using complex addressing modes reduces the number of instructions needed.
- This makes code **smaller** (important in limited Flash/RAM).
- Also makes code **faster** since fewer instructions run.

3 Direct Hardware Access

- Embedded systems control **hardware peripherals** via memory-mapped I/O.
- Addressing modes allow you to access these peripherals easily with offsets and register-indirect addressing.
- Example: Accessing multiple UART registers with a base + offset.

4 Supports Complex Data Structures

- You can efficiently handle **arrays, structs, pointers**, and **dynamic data** by combining registers and offsets.
- Pre/post indexing is especially useful for stepping through data structures.

5 Reduces CPU Cycles

- Fewer instructions means fewer CPU cycles.
- This saves **power** and increases **performance**, crucial for battery-powered or real-time embedded devices.

6 Facilitates Code Readability and Maintainability

- Using addressing modes clearly expresses intent:
 - Pre/post indexing shows iteration.
 - PC-relative addressing clearly accesses constants or jump tables.

18. Explain the meaning of RISC architecture. How does ARM use the RISC principle?

📌 What is RISC?

RISC = Reduced Instruction Set Computer

- Uses a **small, simple set of instructions**.
- Each instruction is designed to execute in **one clock cycle** (or a small fixed number).
- Instructions are **fixed length** (usually 32 bits in ARM) for easy decoding.
- Emphasizes **register-to-register operations**, minimizing memory access.
- Simplifies CPU design, enabling **higher clock speeds** and efficient pipelining.

📌 How ARM Uses RISC Principles

- ARM has a **simple, uniform instruction set** with mostly fixed 32-bit instructions (and 16-bit Thumb subset).
- Load/store architecture: only LDR and STR access memory; ALU operates on registers.
- Few addressing modes and simple instruction formats.

- Most instructions execute in **one cycle** (except loads/stores that access memory).
- Supports **conditional execution** to reduce branches and improve efficiency.

19. Describe the concept of pipelining in ARM CPUs. How does it improve performance?

2 Concept of Pipelining in ARM CPUs

📌 What is Pipelining?

- CPU breaks instruction execution into **stages** (e.g., Fetch, Decode, Execute, Memory Access, Write Back).
- Multiple instructions are processed **simultaneously**, each at a different stage.

📌 How Pipelining Improves Performance

- Increases **instruction throughput** (more instructions per unit time).
- Reduces CPU **idle time** by overlapping operations.
- ARM often uses a **3-stage pipeline** (Fetch, Decode, Execute) or more in advanced cores.
- Helps achieve higher clock speeds by shortening the work done per stage.

20. Differentiate between Von Neumann and Harvard architectures in the context of ARM.

| Feature | Von Neumann Architecture | Harvard Architecture |
|------------------------------|--------------------------------------------------------|------------------------------------------------------------------------------------------------------------------|
| Memory structure | Single shared memory for instructions and data | Separate memories for instructions and data |
| Data bus and instruction bus | Shared bus | Separate buses for data and instructions |
| Access speed | Instructions and data cannot be fetched simultaneously | Can fetch instructions and data at the same time (parallelism) |
| ARM implementation | Older ARM cores (like ARM7TDMI) follow Von | Modern ARM cores (like Cortex-M series) use Harvard architecture with separate instruction and data buses |

| Feature | Von Neumann Architecture | Harvard Architecture |
|--------------------|--------------------------------------------|------------------------------------------|
| | Neumann model (Unified memory) | |
| Performance | Potential bottleneck due to bus contention | Higher throughput due to parallel access |