

Chapter 7



Counter:-

A counter is a device which stores (displays) the number of times particular event or process has occurred, often in relationship to a clock signal.

- It is designed by flip-flop (J-K)
- The main properties of counter are timing, sequencing and counting.
- Counter works on two modes
 - up counter
 - down counter
- Counter has two categories
 - Asynchronous counter (Ripple counter)
 - Synchronous counter

Asynchronous counter

In Asynchronous counter we don't use universal clock, only first flip flop is driven by main clock and the clock input of rest of the following flip flop is driven by output of previous flip flops. we can understand it by following diagram-



Definition:- An asynchronous counter is a type of digital counter where the each flip flop is triggered by the output of the previous one. It is also ripple counter.

⊗ Synchronous counter ^{parallel}: A synchronous counter is a type of digital counter where all flip flops are triggered simultaneously by the same clock signal, allowing for faster and more precise counting with no ripple delay.

advantages

- High speed
- No Ripple delay
- Easier Timing Analysis
- Scalability

disadvantages


→ complexity

→ Higher cost

→ Larger circuit size

⑧ Functionality

Synchronous counter has one global clock which drives ~~which~~ each flip-flop so output changes in parallel.



Q_1 is dependent on Q_0

Q_2 " " on Q_0, Q_1

Q_3 " " on Q_0, Q_1 and Q_2

Timing diagram is same as a asynchronous


⊗ propagation delay in Ripple counters

It refers to the time it takes for a change in the input (clock pulse) to be reflected in the output of the counter.

This delay occurs because, in a ripple counter, each flip flop is triggered not by the clock

signal directly but by the output of the previous

flip-flop.



each flip-flop triggered by the output of the preceding flip-flop.

→ Because of inherent propagation delay time (t) of each flip-flop

this means the 2nd FF_2 will not respond until a time t_{pd} after the FF_1 active

the FF_3 will not respond until time equal $2t_{pd}$ after the clock transition.

Overall

The propagation delays of the FF accumulate so that N th Flip Flop can not change until time

equal $N \times t_{pd}$ after clock transition,

max frequency

(12)

$$f_{\max} = \frac{1}{N t_{pd}}$$

t_{pd} = propagation delay

number of FF

MOD number

It represents the total count of distinct output values the counter can produce.

⇒ A counter with mod number of N will count 0 to $N-1$ before resetting back to 0.

→ example, 3 bit binary counter has mod number

is $2^3 = 8$, it counts through 8 states 0 to 7,

Synchronous

- (i) The operation is faster
- (ii) It is also known as parallel counter
- (iii) less error
- (iv) Design is complex


Asynchronous

- (i) The operation is lower
- (ii) It is also known as ripple counter
- (iii) more error
- (iv) Design is simple


⑧ counter with mod numbers $< 2^n$

State mod 6 counter

mod 6



mod 5



count	C	B	A
0	0	0	0
1	0	0	1
2	0	1	0
3	0	1	1
4	1	0	0
5	1	0	1
6	1	1	0
7	1	1	1

	D	C	B	A	
8	1	0	0	0	
9	1	0	0	1	

$$2^4 = 16$$

Count	D	C	B	A
0	0	0	0	0
1	0	0	0	1
2	0	0	1	0
3	0	0	1	1
4	0	1	0	0
5	0	1	0	1
6	0	1	1	0
7	0	1	1	1
8	1	0	0	0
9	1	0	0	1
10	1	0	1	0
11	1	0	1	1
12	1	1	0	0
13	1	1	0	1
14	1	1	1	0
15	1	1	1	1
16				

mod 6

Temp state


mod 10

Temp state

mod 13


mod 14

Temp state



Johnson's 2 count

start from 000 and follow path till 000



9th state

A	B	C	Count
0	0	0	0
0	0	1	1
0	1	0	2
0	1	1	3
1	0	0	4
1	0	1	5
1	1	0	6
1	1	1	7

SBA

000

111

001

110

010


temp

101

011

100


next state



Q	B	C	next
0	0	0	0
0	0	1	1
0	1	0	2
0	1	1	3
1	0	0	4
1	0	1	5
1	1	0	6
1	1	1	7



Mod 6 counter

State diagram for mod 6 counter



count	C	B	A
0	0	0	0
1	0	0	1
2	0	1	0
3	0	1	1
4	1	0	0
5	1	0	1
6	1	1	0
7	1	1	1

Synchronous
mod-6 counter



The basic counter has 2^N ~~where~~ state where N is FF, if we ~~state~~ ^{build} 3~~8~~ bit counter we need 3 FFs and state has $2^3 = 8$ state 0 to 7 decimal which binary number is 000 to 111. But we need mod 6 counter, that means after sequentially count 101, ~~imidi~~ immediately goes to state 000 state.

In the above figure NAND output is connected as asynchronous CLR input of each FF. As long as NAND output is high, it will have no effect on the counter. When it goes low, it will clear all of the FFs so that the counter immediately goes to the 000 state.

The input of NAND gate is ^{outputs of FF} B and C,

so NAND gate output is low whenever $B=C=1$.

This condition is occur when the counter goes ~~to the~~ from 101 state to the 110 state.


The the NAND ~~out~~ Low output, clear to the counter and immediately (within few sec) goes to the 000 state. This 110 state in counter is called temporary state it's needed to clear counter.

A	B	C	D	Notes
0	0	0	0	
1	0	0	1	
0	1	0	0	
1	1	0	1	
0	0	1	0	
1	0	1	1	
0	1	1	0	
1	1	1	1	
0	0	0	0	
1	0	0	1	
0	1	0	0	
1	1	0	1	
0	0	1	0	
1	0	1	1	
0	1	1	0	
1	1	1	1	

up/down $m=1$ = High

$m = \text{up/down} = 0 = \text{Low}$

1 = High




if up/down is high.

→ AND gate 1, 2 enable and 3, 4 gate are disable.

→ This allows A and B outputs gates 1 and 2 control the J and K inputs of FF, B and C


AVAILABLE AT:

Onebyzero Edu - Organized Learning, Smooth Career
The Comprehensive Academic Study Platform for University Students in Bangladesh (www.onebyzeroedu.com)




Ripple.. up down

asynchronous



Synchronous up down



parallel



MOD-6 Asynchronous (Ripple) Counter



count	C	B	A
0	0	0	0
1	0	0	1
2	0	1	0
3	0	1	1
4	1	0	0
5	1	0	1
6	1	1	0
7	1	1	1

mod 6
temp state




Same as another counter.

Synchronous ~~parallel~~ ^{Ripple} up/down counter




Timing diagram




50W




up and down
synchronous / ripple counter



Pre-settable counter



Synchronous up/down mod 16 counter:—



Explain the working principle of a Synchronous up/down ~~mod-8~~ counter with appropriate diagram.

A Synchronous up/down Mod-8 counter counts in both up and down directions based on a control signal. Here is an explanation of its working principle:

Control Signal (up/down): This determines the direction of counting. When the control signal is HIGH (up/down = 1) the counter counts up and when the control signal is LOW (up/down = 0) the counter counts down.

AND (gates): It controls which ~~gates~~ signals (normal or inverted) are fed to the J and K inputs of the flip-flops (FFs).

When $Up \downarrow Down = 1$: Normal outputs are fed through enabled AND gates, allowing upward counting.

When $Up \downarrow Down = 0$: Inverted outputs are fed through enabled AND gates, enabling downward counting.

State Transitions: The counter moves between state on the negative edge of the clock pulse. The direction of the state transition is based on the control input.

Mod-8: Since it is a Mod-8 counter, it can count from 0 to 7 and then wraps around.






Fig: Schematic synchronous
Mod-8 up/down counter





G1 152

state diagram

15 2 35

R_1 = Decentralization / hash

R_e = Volatility / valuation

3-bit/4-bit
Explain 3-bit/4-bit asynchronous (ripple) counter.

A 3-bit/4-bit asynchronous (ripple) counter operates using four flip flops (A, B, C, D) each represents one bit of a binary number. The D flip-flop is MSB and the A flip-flop is LSB.


3-bit counters can count 000 to 111 (decimal 0 to 7)
4-bit " " " 0000 to 1111 " 0 to 15

Clocking Mechanism:


- ① The clock pulses are applied only to flip-flop A. This toggles (change state) on every negative edge (HIGH to LOW transition) of the clock.
- ② Flip-flop A's output is the input for flip-flop B, and similarly B's output is input for C and C's output is input for D flip-flop.
- ③ Each subsequent flip-flop toggles when the previous goes from 1 to 0.


④ After reaching 1111 (15) the next clock pulse brings the counter back to 0000/0000. It happens when clock pulse reached 8/16 clock pulse.

A 4-bit ripple counter




All J and K input assumed to be 1.






All J and K assumed to be 1




CBA (count) 000 001 010 011 100 101 110 111 000 001


→ recycle to 000

[] Draw a Mod-14 ~~counter~~ and a decade ripple counter with their state diagrams.
 counter
Mod-14 diagram:




Mod-14
state transition Diagram:






State transition diagram
of Mod-14

Decade Ripple counter diagram:






Decade counter can counts binary 0000 to 1001.

Decade counter can counts binary 0000 to 1001. For this any Mod-10 counter is to be a decade counter.



state transition of decade (mod-10) ripple counter diagram

How to wire the 74LS203/74203 as a
Mod-6 counter? / Mod-10 / Mod-14.



What is mod number? What is ripple counter? What is decade counter? What is synchronous counter? What is the method to design a counter with mod number $< 2^n$.


To design a counter with mod number, follow these steps:

- ① Start with a basic counter: Use N flip-flops to create a counter that can count from 0 to $2^n - 1$.
- ② Add a logic gate: Use a logic gate (like NAND gate) to detect a specific state in count where the counter back to reset.
- ③ Trigger reset: Connect the output of the logic gate to the ~~output~~ asynchronous clear (CLR) inputs of the flip-flops. When the counter reaches the chosen state, the logic ~~of~~ gate forces to reset to 000.

A	B	C
0	0	0
0	0	1
0	1	0
0	1	1
1	0	0
1	0	1
1	1	0
1	1	1

temporary

state needed to clear counter



Mod Number:

The MOD number of a counter refers to the number of unique states it goes through before repeating the cycle.

Example: Mod-8 counter counts from 000 to 111 (8 states) and then reset to 000.

Ripple Counter:

A ripple counter is an asynchronous counter where the clock signal applied only to the first flip-flops (FF). Each subsequent flip-flop's clock is driven by the output of

previous flip-flop.

Synchronous Counter

A synchronous counter is a counter where all flip-flops are triggered simultaneously by the same clock signal.

Decade Counter

A decade counter is a type of counter that has a MOD-10 sequence meaning it counts from 0 to 9 (0000 to 1001) and then resets to 0000.

More accurate.	Delay from flip-flops wait for previous one	Complex design due to simultaneous clock	Speed slower due to propagation delay
triggers together.	No delay; all flip-flops		