William Stallings Computer Organization and Architecture

Chapter 4 Internal Memory

Characteristics

#Location **#**Capacity **#**Unit of transfer **#**Access method **#**Performance **#**Physical type **#**Physical characteristics **#**Organisation

Location

CPU
Internal
External

Capacity

₩ Word size
The natural unit of organisation
₩ Number of words
∴ or Bytes

Unit of Transfer

#Internal

⊡ Usually governed by data bus width

#External

☐Usually a block which is much larger than a word **#Addressable unit**

☐Cluster on M\$ disks

Access Methods (1)

#Sequential

- Access time depends on location of data and previous location
- 🔼 e.g. tape
- **#**Direct
 - Individual blocks have unique address
 - Access is by jumping to vicinity plus sequential search

Access time depends on location and previous location

Comprehensive Academic Study Platform for University Students in Bangladesh (www.onebyzeroedu.com)

Access Methods (2)

- **#**Random
 - ☐Individual addresses identify locations exactly
 - Access time is independent of location or previous access
 - 🗠 e.g. RAM
- **#**Associative
 - □ Data is located by a comparison with contents of a portion of the store
 - Access time is independent of location or previous access



Memory Hierarchy

₭ Registers In CPU % Internal or Main memory May include one or more levels of cache ™RAM" % External memory

Backing store

Performance

#Access time

Time between presenting the address and getting the valid data

#Memory Cycle time

Time may be required for the memory to "recover" before next access

 \square Cycle time is access + recovery

#Transfer Rate

☑ Rate at which data can be moved

Physical Types

#Semiconductor **#**Magnetic ☑ Disk & Tape **#**Optical CD & DVD **#**Others **⊡**Bubble ✓ Hologram

Physical Characteristics

Decay
Volatility
Erasable
Power consumption

Organisation

% Physical arrangement of bits into words % Not always obvious % e.g. interleaved

The Bottom Line

How much?
△Capacity
How fast?
△Time is money
How expensive?

Hierarchy List

#Registers **#L2** Cache **#**Main memory **#**Disk cache **#**Disk **#**Optical **#**Tape

So you want fast?

It is possible to build a computer which uses only static RAM (see later)
This would be very fast
This would need no cache
Mow can you cache cache?
This would cost a very large amount

Locality of Reference

During the course of the execution of a program, memory references tend to cluster #e.g. loops

Semiconductor Memory

<mark>₩</mark>RAM

Misnamed as all semiconductor memory is random access

Read/Write

✓Volatile

- ☐Temporary storage
- Static or dynamic

Dynamic RAM

#Bits stored as charge in capacitors **#**Charges leak **#**Need refreshing even when powered **#**Simpler construction **#**Smaller per bit **#**Less expensive **%**Need refresh circuits **#**Slower



Onebyzero Edu - Organized Learning, Smooth Career The Comprehensive Academic Study Platform for University Students in Bangladesh (www.onebyzeroedu.com)

Static RAM

#Cache

#Bits stored as on/off switches **#**No charges to leak **#**No refreshing needed when powered **#** More complex construction **#**Larger per bit **#**More expensive **#**Does not need refresh circuits **#**Faster

> AVAILABLE AT: Onebyzero Edu - Organized Learning, Smooth Career The Comprehensive Academic Study Platform for University Students in Bangladesh (www.onebyzeroedu.com)

Read Only Memory (ROM)

% Permanent storage
% Microprogramming (see later)
% Library subroutines
% Systems programs (BIOS)
% Function tables

Types of ROM

#Written during manufacture

✓Very expensive for small runs

% Programmable (once)

► PROM

☑Needs special equipment to program

₭ Read ``mostly"

Erasable Programmable (EPROM)

⊠Erased by UV

☑ Electrically Erasable (EEPROM)

⊠Takes much longer to write than read

☑ Flash memory

Erasenebyzerd Edu , Organized Learning Simpeth Dareer

Organisation in detail

- ₩A 16Mbit chip can be organised as 1M of 16 bit words
- ℜA bit per chip system has 16 lots of 1Mbit chip with bit 1 of each word in chip 1 and so on

☑ Reduces number of address pins

⊠Multiplex row address and column address


 \times 11 pins to address (2¹¹=2048)

⊠Adding one more pin doubles range of values so x4 capacity

Refreshing


Refresh circuit included on chip
Disable chip
Count through rows
Read & Write back
Takes time
Slows down apparent performance


Typical 16 Mb DRAM (4M x 4)



The Comprehensive Academic Study Platform for University Students in Bangladesh (www.onebyzeroedu.com)

Packaging






(b) 16 Mbit DRAM

(a) o more be i

AVAILABLE AT: Onebyzero Edu - Organized Learning, Smooth Career The Comprehensive Academic Study Platform for University Students in Bangladesh (www.onebyzeroedu.com)


Module **Organisation**

AVAILABLE AT:



The Comprehensive Academic Study Platform for University Students in Bangladesh (www.onebyzeroedu.com)


Module Organisation (2)



Error Correction

Hard Failure
Permanent defect
Soft Error
Random, non-destructive
No permanent damage to memory
Detected using Hamming error correcting code


Error Correcting Code Function



AVAILABLE AT: Onebyzero Edu - Organized Learning, Smooth Career The Comprehensive Academic Study Platform for University Students in Bangladesh (www.onebyzeroedu.com)

Cache

%Small amount of fast memory %Sits between normal main memory and CPU %May be located on CPU chip or module



AVAILABLE AT: Onebyzero Edu - Organized Learning, Smooth Career The Comprehensive Academic Study Platform for University Students in Bangladesh (www.onebyzeroedu.com)

Cache operation - overview


#CPU requests contents of memory location **#**Check cache for this data ^H If present, get from cache (fast) H If not present, read required block from main memory to cache **#**Then deliver from cache to CPU **#**Cache includes tags to identify which block of main memory is in each cache slot

Cache Design

Size
Mapping Function
Replacement Algorithm
Write Policy
Block Size
Number of Caches

Size does matter

Typical Cache Organization



Onebyzero Edu - Organized Learning, Smooth Career The Comprehensive Academic Study Platform for University Students in Bangladesh (www.onebyzeroedu.com)

Mapping Function

Cache of 64kByte Cache block of 4 bytes ⊡i.e. cache is 16k (2¹⁴) lines of 4 bytes 16MBytes main memory 24 bit address ⊡(2²⁴=16M)

Direct Mapping

#Each block of main memory maps to only one cache line

- ☑i.e. if a block is in cache, it must be in one specific place
- **#**Address is in two parts

#Least Significant w bits identify unique word
#Most Significant s bits specify one memory block
#The MSBs are split into a cache line field r and a tag of s-r (most significant)

Direct Mapping Address Structure

Tag s-r	Line or Slot r	Word w
8	14	2

24 bit address

2 bit word identifier (4 byte block)

22 bit block identifier

▲8 bit tag (=22-14)

△ 14 bit slot or line

No two blocks in the same line have the same Tag field

Check contents of cache by finding line and checking Tag

Direct Mapping Cache Line Table


% Cache line % 0 % 1

Main Memory blocks held 0, m, 2m, 3m...2^s-m 1,m+1, 2m+1...2^s-m+1

<mark>₩m-1</mark>


m-1, 2m-1,3m-1...2^s-1

Direct Mapping Cache Organization



The Comprehensive Academic Study Platform for University Students in Bangladesh (www.onebyzeroedu.com)

Direct Mapping Example



Direct Mapping pros & cons


Simple
Inexpensive
Fixed location for given block
If a program accesses 2 blocks that map to the same line repeatedly, cache misses are very high

Associative Mapping

#A main memory block can load into any line of cache


Memory address is interpreted as tag and word # Tag uniquely identifies block of memory # Every line's tag is examined for a match # Cache searching gets expensive

Fully Associative Cache Organization



The Comprehensive Academic Study Platform for University Students in Bangladesh (www.onebyzeroedu.com)

Associative Mapping Example



Associative Mapping Address Structure

Tag 22 bit	
------------	--

Word 2 bit

₩ 22 bit tag stored with each 32 bit block of data

Compare tag field with tag entry in cache to check for hit

Least significant 2 bits of address identify which 16 bit word is required from 32 bit data block

Tag

Onebyzero Edu - Organized Learning, Smooth

The Comprehensive Academic Study Platform for University Students in Bangladesh (www.onebyzeroedu.com)

Data

3FFF

<mark>೫</mark>e.g.

Address Cache line

Set Associative Mapping


Cache is divided into a number of sets
Each set contains a number of lines
A given block maps to any line in a given set
⊡e.g. Block B can be in any line of set i
E.g. 2 lines per set
2 way associative mapping

△ A given block can be in one of 2 lines in only one set

Set Associative Mapping Example

#13 bit set number
#Block number in main memory is modulo 2¹³
#000000, 00A000, 00B000, 00C000 ... map to same set

Two Way Set Associative Cache Organization




Set Associative Mapping Address Structure

Tag 9 bit	Set 13 bit	Word 2 bit
-----------	------------	---------------

#Use set field to determine cache set to look in **#**Compare tag field to see if we have a hit **#**e.g

△Address
 Tag Data
 Set number
 △1FF 7FFC
 1FF
 12345678
 1FF
 ○001 7FFC
 001
 11223344
 1FFF

Two Way Set Associative Mapping Example



Replacement Algorithms (1) Direct mapping

% No choice % Each block only maps to one line % Replace that line

Replacement Algorithms (2) Associative & Set Associative

#Hardware implemented algorithm (speed)

₭ Least Recently used (LRU)

#e.g. in 2 way set associative

⊠Which of the 2 block is Iru?

⊮ First in first out (FIFO)

₭ Least frequently used

#Random

Write Policy

Must not overwrite a cache block unless main memory is up to date
Multiple CPUs may have individual caches
I/O may address main memory directly

Write through

#All writes go to main memory as well as cache
#Multiple CPUs can monitor main memory traffic to keep local (to CPU) cache up to date
#Lots of traffic
#Slows down writes

#Remember bogus write through caches!

Write back

#Updates initially made in cache only

- Hor cache slot is set when update occurs
- If block is to be replaced, write to main memory only if update bit is set
- **#**Other caches get out of sync

₭ I/O must access main memory through cache ₭ N.B. 15% of memory references are writes

Pentium Cache

Foreground reading # Find out detail of Pentium II cache systems # NOT just from Stallings!

Newer RAM Technology (1)

Basic DRAM same since first RAM chips
Enhanced DRAM

☐Contains small SRAM as well

SRAM holds last line read (c.f. Cache!)

Cache DRAM

△Larger SRAM component

└──Use as cache or serial buffer


Newer RAM Technology (2)

Synchronous DRAM (SDRAM)

- Currently on DIMMs
- Access is synchronized with an external clock
- Address is presented to RAM
- ☑ RAM finds data (CPU waits in conventional DRAM)
- Since SDRAM moves data in time with system clock, CPU knows when data will be ready

CPU does not have to wait, it can do something else
Burst mode allows SDRAM to set up stream of data and fire it out in block

SDRAM



Newer RAM Technology (3)

Foreground reading
Check out any other RAM you can find
See Web site:
The RAM Guide