# William Stallings Computer Organization and Architecture

**Chapter 3 System Buses** 

# **Program Concept**

- #Hardwired systems are inflexible
- #General purpose hardware can do different tasks, given correct control signals
- Instead of re-wiring, supply a new set of control signals

# What is a program?

- **\*\***A sequence of steps
- #For each step, an arithmetic or logical operation is done
- #For each operation, a different set of control signals is needed

#### **Function of Control Unit**


- ★ For each operation a unique code is provided 
   △e.g. ADD, MOVE
- **\*\*A** hardware segment accepts the code and issues the control signals

**\*We have a computer!** 

### Components

- #The Control Unit and the Arithmetic and Logic Unit constitute the Central Processing Unit
- #Data and instructions need to get into the system and results out
- #Temporary storage of code and results is needed

# **Computer Components: Top Level View**




The Comprehensive Academic Study Platform for University Students in Bangladesh (www.onebyzeroedu.com)

# **Instruction Cycle**

#### **#**Two steps:

**△** Execute




# **Fetch Cycle**

- \*\*Program Counter (PC) holds address of next instruction to fetch
- #Processor fetches instruction from memory location pointed to by PC
- **X**Increment PC
  - □ Unless told otherwise
- **#**Instruction loaded into Instruction Register (IR)
- #Processor interprets instruction and performs required actions

# **Execute Cycle**


- **#** Processor-memory
- **#Processor I/O** 
  - □ Data transfer between CPU and I/O module
- **#** Data processing
- **#**Control
  - △ Alteration of sequence of operations
- #Combination of above Combination of above Learning

# **Example of Program Execution**



The Comprehensive Academic Study Platform for University Students in Bangladesh (www.onebyzeroedu.com)


# Instruction Cycle - State Diagram



# **Interrupts**

- **\*\*** Mechanism by which other modules (e.g. I/O) may interrupt normal sequence of processing
- **#**Program
  - e.g. overflow, division by zero
- **X**Timer
  - □ Generated by internal processor timer
- #I/O
- **#**Hardware failure

# **Program Flow Control**




# **Interrupt Cycle**

- **\*\***Added to instruction cycle
- **\*\*** Processor checks for interrupt
- **X** If no interrupt, fetch next instruction
- **X**If interrupt pending:

  - Restore context and continue interrupted program

# Instruction Cycle (with Interrupts) - State Diagram



# **Multiple Interrupts**


#### **#** Disable interrupts

- □ Processor will ignore further interrupts whilst processing one interrupt
- ☑Interrupts remain pending and are checked after first interrupt has been processed


#### **#** Define priorities

- △Low priority interrupts can be interrupted by higher priority interrupts

# **Multiple Interrupts - Sequential**



# **Multiple Interrupts - Nested**



# Connecting

- #All the units must be connected
- #Different type of connection for different type of unit

  - **CPU**

# **Memory Connection**

- **\*\*** Receives and sends data
- **\*\*** Receives addresses (of locations)
- **\*\*** Receives control signals
  - **△**Read
  - **△**Write
  - **△**Timing

# Input/Output Connection(1)

- **#**Similar to memory from computer's viewpoint **#**Output
  - ☑ Receive data from computer
  - Send data to peripheral
- **#**Input
  - Receive data from peripheral

# Input/Output Connection(2)

- **\*\*** Receive control signals from computer
- **\*\*Send control signals to peripherals**
- **\*\*** Receive addresses from computer
  - e.g. port number to identify peripheral
- **#**Send interrupt signals (control)

#### **CPU Connection**

- **\*\*** Reads instruction and data
- **\*Writes out data (after processing)**
- **#**Sends control signals to other units
- Receives (& acts on) interrupts

#### **Buses**

- **X**There are a number of possible interconnection systems
- **#**Single and multiple BUS structures are most common
- ₩e.g. Control/Address/Data bus (PC)
- ₩e.g. Unibus (DEC-PDP)

#### What is a Bus?

- **X**A communication pathway connecting two or more devices
- **#**Usually broadcast
- **#**Often grouped
  - A number of channels in one bus
  - △e.g. 32 bit data bus is 32 separate single bit channels
- #Power lines may not be shown

#### **Data Bus**

#### **#** Carries data

- □ Remember that there is no difference between "data" and "instruction" at this level
- ₩Width is a key determinant of performance
  №8, 16, 32, 64 bit

#### **Address bus**

- **X** Identify the source or destination of data
- **#**e.g. CPU needs to read an instruction (data) from a given location in memory
- **#**Bus width determines maximum memory capacity of system
  - △e.g. 8080 has 16 bit address bus giving 64k address space

#### **Control Bus**

#### **\*\*Control and timing information**

- Memory read/write signal


#### **Control Bus**

#### **X**Typical control lines include

- **⊠**Memory write

- ☑I/O read
- **⊠**Transfer ACK
- **⊠**Bus request
- **⊠**Bus grant
- **Interrupt request Interrupt request**
- **⊠**Interrupt ACK
- **区**lock

#### **Bus Interconnection Scheme**



# Big and Yellow?

#### **#** What do buses look like?


- □ Parallel lines on circuit boards
- Strip connectors on mother boards
  ⋉e.g. PCI

### **Single Bus Problems**


#### **X**Lots of devices on one bus leads to:

- - ∠Long data paths mean that co-ordination of bus use can adversely affect performance
  - ☑If aggregate data transfer approaches bus capacity
- **\*\*** Most systems use multiple buses to overcome these problems

# Traditional (ISA) (with cache)



# **High Performance Bus**



Onebyzero Edu - Organized Learning, Smooth Career
The Comprehensive Academic Study Platform for University Students in Bangladesh (www.onebyzeroedu.com)

### **Bus Types**

#### **#** Dedicated

#### **#** Multiplexed

- Address valid or data valid control line
- △Advantage fewer lines
- - **⊠**More complex control
  - **⊠**Ultimate performance

# **Elements of Bus Design**

- - **区** Dedicated Address
- - Address
  - **⊠**Data
- - **区**Centralized Read
  - **⊠**Distributed Write
- - **Synchronous** Read-after-write
  - Asynchronous Block

Onebyzero Edu - Organized Learning, Smooth Career

### **Elements of Bus Design**

### **# Data Transfer Type**

- **△**Write

- **△**Block

#### **Bus Arbitration**

#More than one module controlling the bus #e.g. CPU and DMA controller #Only one module may control bus at one time #Arbitration may be centralised or distributed

#### **Centralised Arbitration**

- **#**Single hardware device controlling bus access
  - **△**Bus Controller
  - △ Arbiter
- **#** May be part of CPU or separate

#### **Distributed Arbitration**

- **#** Each module may claim the bus
- **#**Control logic on all modules


### **Timing**

- **#Co-ordination of events on bus**
- **#**Synchronous


  - Control Bus includes clock line
  - △A single 1-0 is a bus cycle
  - △All devices can read clock line

  - □ Usually a single cycle for an event

# **Synchronous Timing Diagram**



# **Asynchronous Timing Diagram**



Onebyzero Edu - Organized Learning, Smooth Career
The Comprehensive Academic Study Platform for University Students in Bangladesh (www.onebyzeroedu.com)

#### **PCI Bus**

- **\*\*** Peripheral Component Interconnection
- **X** Intel released to public domain
- **32** or 64 bit
- ₩50 lines

### **PCI Bus Lines (required)**

- **X** Systems lines
- # Address & Data
  - △32 time mux lines for address/data
- **#** Interface Control
- **X** Arbitration
  - Not shared
     ■
  - ☑ Direct connection to PCI bus arbiter
- # Error lines

# **PCI Bus Lines (Optional)**


- # Interrupt lines
  - Not shared
- **X** Cache support
- # 64-bit Bus Extension
  - △ Additional 32 lines

  - □ 2 lines to enable devices to agree to use 64-bit transfer
- **★ JTAG/Boundary Scan**


#### **PCI Commands**

- **X**Transaction between initiator (master) and target
- **₩** Master claims bus
- ★ Determine type of transaction
  - △e.g. I/O read/write
- **\*\***Address phase
- **#**One or more data phases

# **PCI Read Timing Diagram**



### **PCI Bus Arbitration**



### **Foreground Reading**

```
#Stallings, chapter 3 (all of it)
#www.pcguide.com/ref/mbsys/buses/
```

```
#In fact, read the whole site!
#www.pcguide.com/
```